# MOS INTEGRATED CIRCUIT $\mu$ PD16650

### 120-/128-OUTPUT TFT-LCD GATE DRIVER

The  $\mu$ PD16650 is a TFT-LCD gate driver. Provided with a level shift circuit at the logic input, this chip can output a high gate scan voltage for a CMOS-level input. The  $\mu$ PD16650 has an output change-over function for switching from the 120-output mode to the 128-output mode, and vice versa, thereby supporting the VGA, SVGA, and XGA panels. Its output enable function ( $\overline{OE}$ ) enables installing the driver on either side.

#### FEATURES

JEC

- Output with high dielectric strength (on/off range: VDD VEE1 = 40 VMAX.)
- Built-in shift direction change-over function
- Shiftable negative supply voltage (VEE1) level (shift range: |VEE1 VEE2| = 10 V)
- Two acceptable CMOS input levels (3.3 and 5 V)
- Output enable function
- MC-selectable output count (MC = high: 120-output mode)

(MC = low : 128-output mode)


Slim TCP

#### **ORDERING INFORMATION**

Part number	Package
μPD16650N-×××	TCP (TAB package)
μPD16650N-×××	Standard TCP (OL pitch = 220 $\mu$ m)


**Remark** When ordering, the customer can specify the external form of the TCP. Call one of our sales representatives for more information.

#### **BLOCK DIAGRAM**



Remark LS (level shifter): Interfaces the 5 V CMOS level with the VDD-VEE2 level.

#### PIN CONNECTION DIAGRAM (µPD16650N-×××)



Caution The VCHA pin should be connected to the VDD or VEE2 pin on the TCP. (This method eliminates the necessity to provide the VCHA input pin on the TCP, resulting in a reduction in the number of required input pins.)

#### **PIN DESCRIPTION**

Pin symbol	Pin name	Description of function			
X1 to X128	Driver output	Output scan signals to drive the TFT-LCD gate electrodes. The output changes when the shift clock $\phi_X$ rises. The amplitude of the driver output is V <sub>DD</sub> - V <sub>EE1</sub> . See the timing charts shown later for details of how to switch between the 120-output mode and 128-output mode.			
MC	Output count change-over input	Receives a signal that changes the number of outputs. For the 120-output mode, this pin must be supplied with a high level (Vcc). For the 128-output mode, it must be supplied with a low level (Vss or $V_{EE2}$ ).			
VCHA	Logic voltage change-over input	Must be supplied with the V <sub>EE2</sub> level when the logic supply voltage is $3.3$ V, and with the V <sub>DD</sub> level when the logic supply voltage is $5.0$ V.			
STVR STVL	Start pulse input/output	Receives an input to the internal shift register. The input data is loaded on the shift register at the positive-going edge of the shift clock $\phi_X$ . The scan signals are output from X <sub>1</sub> to X <sub>128</sub> . The input/output level is the CMOS level.			
		Outputs a start pulse to the next stage if a cascade connection is used. In the 120-output mode, the start pulse is output at the negative-going edge of the 120th shift clock $\phi_x$ pulse, and cleared at the negative-going edge of the 121st pulse. In the 128-output mode, the start pulse is output at the negative-going edge of the 128th shift clock $\phi_x$ pulse, and cleared at the negative-going edge of the 128th shift clock $\phi_x$ pulse, and cleared at the negative-going edge of the 128th shift clock $\phi_x$ pulse, and cleared at the negative-going edge of the 128th shift clock $\phi_x$ pulse, and cleared at the negative-going edge of the 129th pulse.			
R/L	Shift direction change-over input	$ \begin{array}{l} {\sf R/L} = {\sf high \ (for \ shift \ right): \ STVR \rightarrow X_1 \rightarrow X_{128} \rightarrow STVL \\ {\sf R/L} = {\sf low \ (for \ shift \ left) \ : \ STVL \rightarrow X_{128} \rightarrow X_1 \rightarrow STVR \\ \end{array} $			
φ <sub>X</sub>	Shift clock input	Receives a shift clock pulse for the internal shift register. A shift occurs at the positive-going edge of the shift clock pulse.			
ŌĒ	Output enable input	When this pin is at a high level, the driver output is fixed at a low level. The shift register is not cleared, however. The internal logic circuit operates even when the pin is at a high level. The signal supplied to this pin is not synchronized with the clock.			
Vdd	Driver positive supply volt- age	Receives the supply voltage for both the logic circuit and driver.			
Vcc	Reference voltage	5 $\pm 0.5$ V/3.3 $\pm 0.3$ V Reference voltage for the LS1 and LS2 level shifters.			
Vss	Ground	Must be connected to the system ground.			
Vee1	Driver negative supply volt- age	V <sub>EE1</sub> (for the driver)			
Vee2	Driver negative supply volt- age	V <sub>EE2</sub> (for the logic circuit)			


#### CAUTIONS FOR USE

1) Power-on sequence

To prevent latch-up disruption, the power must be switched on in the order:  $V_{CC} \rightarrow V_{EE1} \rightarrow V_{EE2} \rightarrow V_{DD} \rightarrow Logic input$ When witching off, reverse the order. This order must be observed also during transition.

2) Insertion of bypass capacitors

The internal logic circuit operates at a high voltage. To make V<sub>IH</sub> and V<sub>IL</sub> immune to noise, use capacitors of 0.1  $\mu$ F or so between supply voltages as shown below.



3) Negative voltage level shift


If it is necessary to shift the level of a negative supply voltage, shift the VEE1 (driver supply voltage) level. The shift should be limited to within:  $V_{EE2} \le V_{EE1} \le V_{EE2} + 10 \text{ V}$ 

Note that shifting the  $V_{EE1}$  level results in the ON-state output resistance and output fall time ratings being changed.


4) Handling the VEE1 and VEE2 driver negative supply voltage pins

For applications in which a negative supply voltage level is not shifted, connect the VEE1 pin (driver supply voltage) to the VEE2 pin (logic supply voltage) outside the TCP. Fix all unused input pins to the VEE2 level.

TIMING CHART (MC = Vss, 128-OUTPUT MODE, AND R/L = Vcc)



Caution Do not change all outputs simultaneously, because such a sequence may result in malfunction.



Cautions 1. Do not change all outputs simultaneously, because such a sequence may result in malfunction.

2. The output sequence in the 120-output mode is as follows: STVR (STVL)  $\rightarrow$  X1  $\rightarrow$  X2 ... X60  $\rightarrow$  X69 ... X127  $\rightarrow$  X128  $\rightarrow$  STVL (STVR)

#### ABSOLUTE MAXIMUM RATINGS (TA = 25 $^{\circ}$ C, Vss = 0 V)

Parameter	Symbol	Conditions	Rated value	Unit
Supply voltage	Vdd		-0.5 to +28	V
Supply voltage	Vcc		-0.5 to +7	V
Supply voltage	Vdd-Vee1		-0.5 to +42	V
	Vdd-Vee2			
Supply voltage	Vee1, Vee2		-22 to +0.5	V
Input voltage	Vı		VEE2 - 0.5 to VDD2 + 0.5	V
Input current	h		±10	mA
Output current	lo		±10	mA
Operating temperature range	TA		-20 to +85	°C
Storage temperature range	Tstg.		-55 to +125	°C

#### **RECOMMENDED OPERATING RANGES (TA = -20 °C to +70 °C, Vss = 0 V)**

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage	Vdd		16		25	V
Supply voltage	VEE1		Vee2		Vee2 + 10	V
Supply voltage	VEE2		-20		0	V
Supply voltage	VDD-VEE1		20		40	V
	Vdd-Vee2					
Supply voltage	Vcc	For the 3.3 V logic input	3.0	3.3	3.6	V
Supply voltage	Vcc	For the 5.0 V logic input	4.5	5.0	5.5	V

**Remark** When shifting the level of VEE1 (driver supply voltage), satisfy the condition:

 $V_{\text{EE2}} \leq V_{\text{EE1}} \leq V_{\text{EE2}} \textbf{+} \textbf{10} \ V$ 

Note that shifting the VEE1 level results in the ON-state output resistance and output fall time ratings being changed.

#### **ELECTRICAL CHARACTERISTICS**

```
(T_A = -20 \ ^{\circ}C \ to +70 \ ^{\circ}C, \ V_{DD} = 20 \ V, \ V_{EE1} = V_{EE2} = -20 \ V, \ V_{CC} = 3.3 \ \pm 0.3 \ V \ or \ 5.0 \ \pm 0.5 \ V, \ V_{SS} = 0 \ V)
```

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Input high voltage	VIH	Other than VCHA	0.7Vcc		Vcc	V
Input low voltage	VIL	Other than VCHA	Vee2		0.3Vcc	V
Output high voltage	Vон	STVR(STVL), IOH = $-40 \ \mu A$	Vcc - 0.4		Vcc	V
Output low voltage	Vol	STVR(STVL), Io∟= 40 µA	Vss		Vss + 0.4	V
Output high current	Іхон	$X_n, V_X = V_{DD} - 1 V$			-1.5	mA
Output low current	Ixol	$X_n, V_X = V_{EE1} + 1 V$	1.5			mA
ON-state output resistance	Ron1	$V_X = V_{EE1} + 1 V \text{ or } V_{DD} - 1 V$			660	Ω
Input leakage current	lı∟	V <sub>1</sub> = 0 V, 5.0 V, or 3.3 V			±1.0	μA
Dynamic drain current	loo	Vdd, f <i>ø</i> x = 31.5 kHz		0.5	1.0	mA
	IEE	$V_{EE1/2}$ , f $\phi_x$ = 31.5 kHz		-0.5	-1.0	mA
	Icc	Vcc, $f\phi_x = 31.5 \text{ kHz}$		50	100	μA

#### SWITCHING CHARACTERISTICS

 $(T_A = -20 \ ^{\circ}C \ to +70 \ ^{\circ}C, \ V_{DD} = 20 \ V, \ V_{EE1} = V_{EE2} = -20 \ V, \ V_{SS} = 0 \ V, \ V_{CC} = 3.3 \ \pm 0.3 \ V \ or \ 5.0 \ \pm 0.5 \ V)$ 

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
STVR and STVL output delay	tPHL1	C <sub>L</sub> = 20 pF			600	ns
	tPLH1	CLK  ightarrow STVR(STVL)			600	ns
Driver output delay	tPHL2	C∟ = 220 pF			700	ns
	tPLH2	$CLK \rightarrow X_n$			700	ns
	t <sub>d1</sub>	$C_L = 220 \text{ pF}, \overline{OE}: L \rightarrow H$			700	ns
	t <sub>d2</sub>	$C_L = 220 \text{ pF}, \overline{OE}: H \rightarrow L$			700	ns
Output rise time	tтн∟	C <sub>L</sub> = 220 pF			300	ns
Output fall time	tт∟н	C <sub>L</sub> = 220 pF			300	ns
Input capacitance	Сі	T <sub>A</sub> = 25 °C			15	pF
Maximum clock frequency	f\$\phi_X\$	For cascade connection 10				kHz


#### TIMING REQUIREMENTS

 $(T_A = -20 \ ^{\circ}C \ to +70 \ ^{\circ}C, \ V_{DD} = 20 \ V, \ V_{EE1} = V_{EE2} = -20 \ V, \ V_{SS} = 0 \ V, \ V_{CC} = 3.3 \ \pm 0.3 \ V \ or \ 5.0 \ \pm 0.5 \ V)$ 

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Clock pulse high width	РW <i>Ф</i> <sub>X</sub> (Н)	Duty = 50 %	500			ns
Clock pulse low width	PW∲x(L)	Duty = 50 %	500			ns
Data setup time	tsetup	$STVR(STVL) \uparrow \to CLK \uparrow$	100			ns
Data hold time	thold	$CLK \uparrow \to STVR(STVL) \downarrow$	100			ns

**Remark** The logic input rise time (tr) and fall time (tr) must be within 20 ns (between 10 % and 90 % of the peak amplitude of the input).

#### SWITCHING CHARACTERISTIC WAVEFORM (R/L = HIGH)



#### **RECOMMENDED MOUNTING CONDITIONS**

When mounting this product, please make sure that the following recommended conditions are satisfied. For packaging methods and conditions other than those recommended below, please contact NEC sales personnel.

#### $\mu$ PD16650N- $\times$ ××

Mounting Condition	Mounting Method	Condition
Thermocompression	Soldering	Heating tool 300 to 350 $^\circ\text{C};$ heating for 2 to 3 seconds; pressure 100 g (per solder)
	ACF (Sheet-shape bonding agent)	Temporary bonding 70 to 100 °C; pressure 3 to 8 kg/cm <sup>2</sup> ; time 3 to 5 secs. Real bonding 165 to 180 °C; pressure 25 to 45 kg/cm <sup>2</sup> ; time 30 to 40 secs. (when using the anisotropic conductive film SUMIZAC1003 of Sumitomo Bakelite, Ltd.)

## Caution To find out the detailed conditions for packaging the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more packaging methods at a time.

#### Reference

NEC Semiconductor Device Reliability/Quality Control System (IEI-1212) Quality Grades to NEC's Semiconductor Devices (IEI-1209)

#### [MEMO]

NEC

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customer must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices in "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact NEC Sales Representative in advance.

Anti-radioactive design is not implemented in this product.

M4 94.11